Summary of Hivegen — Hierarchical Llm-based Verilog Generation For Scalable Chip Design, by Jinwei Tang et al.
HiVeGen – Hierarchical LLM-based Verilog Generation for Scalable Chip Designby Jinwei Tang, Jiayin Qin, Kiran…
HiVeGen – Hierarchical LLM-based Verilog Generation for Scalable Chip Designby Jinwei Tang, Jiayin Qin, Kiran…
Prompt Transfer for Dual-Aspect Cross Domain Cognitive Diagnosisby Fei Liu, Yizhong Zhang, Shuochen Liu, Shengwei…
Rethinking Time Series Forecasting with LLMs via Nearest Neighbor Contrastive Learningby Jayanie Bogahawatte, Sachith Seneviratne,…
Improving LLM Group Fairness on Tabular Data via In-Context Learningby Valeriia Cherepanova, Chia-Jung Lee, Nil-Jana…
ALMA: Alignment with Minimal Annotationby Michihiro Yasunaga, Leonid Shamis, Chunting Zhou, Andrew Cohen, Jason Weston,…
UTSD: Unified Time Series Diffusion Modelby Xiangkai Ma, Xiaobin Hong, Wenzhong Li, Sanglu LuFirst submitted…
Revolve: Optimizing AI Systems by Tracking Response Evolution in Textual Optimizationby Peiyan Zhang, Haibo Jin,…
Towards Understanding and Quantifying Uncertainty for Text-to-Image Generationby Gianni Franchi, Dat Nguyen Trong, Nacim Belkhir,…
ShapeWords: Guiding Text-to-Image Synthesis with 3D Shape-Aware Promptsby Dmitry Petrov, Pradyumn Goyal, Divyansh Shivashok, Yuanming…
Optimizing Latent Goal by Learning from Trajectory Preferenceby Guangyu Zhao, Kewei Lian, Haowei Lin, Haobo…